SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.53-1.1%Nov 14 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: grok who wrote (82507)6/2/1999 2:21:00 PM
From: Elmer  Read Replies (1) of 186894
 
Re: "I think that there are some misconceptions here. The 400 MHz (with double data rate) does not decrease access time. "

I understand that. What I am asking here is in regards to the penalty of a page or row miss. If it takes 3 clocks to latch a new row and column address for SDRAM @100MHz, does it take 3 clocks @400MHz for RDRAM or 12 clocks? I don't know the answer, that's why I asked.

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News