Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: kapkan4u who wrote (60955)	6/8/1999 12:34:00 PM
From: Charles R	Respond to of 1573532

Kap, One thing I find interesting in this is: "Intel calls pre-production silicon A0, A1, A2 until it is certain that the next rev will really work - then it calls that rev B0. " I have a feeling this could be totally untrue. My experience and almost all the companies I worked for use the jump from Ax to Bx is an all layer fix verses a metal fix. Chuck P.S.: I consider a project perfectly executed if the project goes to production with A0 or A1. Otherwise it tells me engineering did not pay attention or has taken on lot more than they can chew or the program manager was not working with a frozen spec.

To: kapkan4u who wrote (60955)	6/8/1999 3:12:00 PM
From: fyo	Respond to of 1573532

kap: [register]All of the boards are six layers - now accepted as the minimum required to get 400MHz running. The Register isn't exactly known for its accurate information, so could anyone confirm or deny this? I seem to remember a couple of people on this thread trashing AMD ['s K7] for having to use 6-layer boards. Or is The Register getting completely confused and thus referring to the 6 metal layer .18mu process that the CuMine will use? And what do they mean by that last bit? Are they talking DRDRAM speeds? I mean, 400MHz with regards to the CPU does not require a 6-layer motherboard process. --fyodor