Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (61490)	6/11/1999 5:04:00 PM
From: grok	Read Replies (1) \| Respond to of 1572002

RE: <doesn't AMD's K7 have a CMOV (Conditional Move) instruction ?> I don't know. One thing that I'm very curious about is RDM's post #61335 which says: "20% (Int) and 40% (FP) were for binary code Spec using 600Mhz k7 vs 550 Mhz Xeon both with 512K cache." What is the significance of the word "binary" in this statement? As far as I know people take the source from Spec and compile it with whatever compiler they choose. Therefore Intel produces their binaries and publishes Spec numbers and AMD produces their binaries and publishes their numbers. Or is someone providing standard binaries for x86 now? Your statement about K7 CMOV makes me wonder if they added it so they could run these standard binaries. Anyone know about this?????