Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (61510)	6/11/1999 4:36:00 PM
From: Tenchusatsu	Read Replies (3) \| Respond to of 1575624

<With 45 instructions, the expanded 3DNow instruction set will more than match the performance of the 71 instructions which Intel Corp. has recently added to its MMX instruction set, Meyer said.> But does the K7 add more architected registers? Pentium III's SSE adds eight new 128-bit registers to the x86 architecture, a move that was described as "about time" by Microprocessor Report. If not, then is Dirk saying that the "enhanced" 3DNow! doesn't need new registers in order to "more than match" the performance of SSE? Tenchusatsu

To: Paul Engel who wrote (61510)	6/11/1999 4:40:00 PM
From: Joey Smith	Read Replies (1) \| Respond to of 1575624

Paul, re:However, Keith Diefendorff, a senior analyst at MicroDesign Resources, predicted that AMD would implement the SSE instruction set next year. Changing the K7 architecture to support SSE would not be particularly difficult, and both Intel and AMD would benefit from the larger universe of software that would support SSE, Diefendorff said. Looks more and more like SSE will become the industry "standard" and AMD will have to copy Intel once again... joey