Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Steve Porter who wrote (61590)	6/12/1999 6:38:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1572171

Re: "if I'm not mistaken the Xeon in question (the one from the K& tests) had larger than 512K of cache.. " The largest cache currently available for a 550MHz Xeon is 512K EP

To: Steve Porter who wrote (61590)	6/12/1999 6:53:00 PM
From: grok	Read Replies (1) \| Respond to of 1572171

RE: <As for the binaries, I'm assuming what AMD meant about standrad binaries is that it was a straight compile from MSVC and not hand tweaked assembly (god I wouldn't want to optimze Spec in asm.. ick!) Steve> Nobody tweaks assembly on Spec because that is forbidden. But if the K7 binaries were just straight MSVC compile then that is another mark in favor of K7 since Intel spent years perfecting their private compiler to do better on Spec. What would be fairest is if a 3rd party used MSVC and compiled one binary and ran it on both K7 and Intel and reported results. It's likely that K7's advantage would increase.