Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: maroon who wrote (22599)	6/16/1999 1:51:00 AM
From: Scumbria	Read Replies (1) \| Respond to of 93625

maroon, SDRAM based systems typically have only one bus going to memory. This is largely due to the fact that the bus is wide (uses a lot of wires) and therefore is expensive. Assuming a simple unified memory architecture, all of the various system components which need access to memory have to fight over (contend) for the bus. This includes the CPU, graphics, audio, video, etc. DRDRAM uses a narrow bus (few wires) which makes it practical to design more than one bus going out to memory. Imagine the speedup if each key system component had it's own private memory bus. An SDRAM system is analagous to a city with a single 8 lane freeway where the traffic runs at 30 MPH. The DRDRAM system I'm describing has 2 four lane freeways which both run at 60 MPH. Which one is more efficient? Scumbria