Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Tony Viola who wrote (83693)	6/17/1999 12:15:00 PM
From: Paul Engel	Read Replies (1) \| Respond to of 186894

Tony - Re: "I don't know if Intel has ECC on caches, TLBs, microcode. " Intel's XEONS - and I think the "newer" Pentium II's and all IIIs have ECC on the L2 caches - detect/correct 1 bit, detect 2 bit. Whatever microcode instructions they have are implemented in hard logic and/or "reprprogramable" flash. These are not subject to soft error upset. Re: "if the alpha or other particle hits a critical logic latch, it's probably sayonara, since it's so hard to predict what combinations of latches to cover with ECC, so computer designs don't try, to my knowledge. " That sounds about right - but the actual ability of an alpha particle to cause such an upset is only recently a concern for random logic - as opposed to DRAM (and SRAM) where these concerns have been a reality for 23 years. Paul