Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (62322)	6/18/1999 4:18:00 PM
From: kash johal	Respond to of 1576648

EP, Re:" The start of this thread was a discussion of a Pacific Rim fab which claims zero sub-threshold leakage current and I questioned the need to go all the way down to zero. That's all." There is NO such thing as zero sub-threshold leakage current. TSMC's process is similar to other foundries. They don't tweak the transistor performance to the Nth degree for yield reasons. They push the metal pitch and number of metal layers in fact even tighter than AMD/Intel. The reason is this directly affects die size and chip costs. Regards, Kash