Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (62563)	6/21/1999 7:32:00 PM
From: TGPTNDR	Respond to of 1574681

Thanks, Elmer, I'll give blank with SETI a try & let you know how it worked out. tgptndr

To: Elmer who wrote (62563)	6/22/1999 1:16:00 PM
From: RDM	Respond to of 1574681

The Wall is Coming!: More on leakage currents at .13 Microns "At the current pace, CMOS transistors are set to top out at 1-V supply voltages. At that point, Davari said, the minimum effective (Leff) channel length of a transistor will shrink to 0.03 micron, which corresponds to a nominal channel length of 0.04 micron. At that point, leakage and standby currents will become unbearable. As chip designers reduce Vdd, they must also drop the Vt of the transistors for faster switching speeds. But for every 100-millivolt reduction in the Vt, leakage and standby current jump by a factor of 10, Davari said. If leakage and standby current get too high, they cause problems with burn-in, Iddq testing and functional dynamic circuits while raising the power dissipation at worst-case operating temperature, he said. The problem is starting to crop up with 1.5-V devices. "As we get close to the 1-V [supply voltage] regime, the threshold voltage reductions are nowhere near the reduction of the supply voltage," said Davari. "Right now we've just reached the threshold of this deviation, and as we project into the future it gets more serious." Modifying the transistor structure or materials by gate stack, shallow trench isolation or new gate dielectrics won't be enough, he said. "Even if we execute on these perfectly . . . it's going to be hard to get beyond 0.03 micron." eet.com