Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (85008)	7/6/1999 7:17:00 PM
From: Tony Viola	Read Replies (1) \| Respond to of 186894

Paul, watch out, responding in SI beta version! Re: I think the Pentium III Xeon (0.18 micron - aka Cascades) will have an on-chip L2 cache of 2 MegaBytes with options for configuring this as 512K, 1 Meg or 2 Meg - depending upon yield of the 2 Meg L2 SRAM cache. In this way, a defect or two in one part of the LARGE L2 cache will still allow a part of the cache to be used and so INCREASING the overall saleable devices. Just like the old 4K and 16K Intel DRAMs, where you could salvage chips that were bad in one quadrant only, and use them in parts of IBM add-on memory systems that allowed for that part to be bad. Man, seems Intel never forgets a way to save money! Almost as clever as AMD inventing new ways to lose money. Good for us (Intel) stockholders. Tony