Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: THE WATSONYOUTH who wrote (65463)	7/15/1999 1:24:00 AM
From: Mani1	Read Replies (1) \| Respond to of 1573558

Re << I would guess these are SRAMS in .25um...SRAM design probably only tests the groundrules at metal...>> According to the CC, you are right on both, :) SRAM as well as K6's were only process validation tools. Mani

To: THE WATSONYOUTH who wrote (65463)	7/15/1999 1:30:00 AM
From: Process Boy	Read Replies (1) \| Respond to of 1573558

WATSONYOUTH - <Also, SRAMs require only 3 levels of metal while the processor probably requires at least 6. Also, SRAM design probably only tests the groundrules at metal 1.> Really? This isn't the way I was taught to employ SRAM baselines. Intel uses full metal stacks with applicable design rules at EVERY LAYER. What's the point otherwise? Just run short loops. PB

To: THE WATSONYOUTH who wrote (65463)	7/15/1999 1:35:00 AM
From: kapkan4u	Read Replies (1) \| Respond to of 1573558

<I would guess these are SRAMS in .25um (not .18um) if they compare to Al. Also, SRAMs require only 3 levels of metal while the processor probably requires at least 6. Also, SRAM design probably only tests the groundrules at metal 1. The processor logic design will at all levels. So, it's far from a demonstration of .18um copper BEOL but it is a good start.> I thought that running SRAM wafers is a standard way to qualify a process. Intel does the same. What am I missing here? Kap.