Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Alan Hume who wrote (24766)	7/15/1999 4:54:00 AM
From: unclewest	Read Replies (1) \| Respond to of 93625

only 52 days till rambus christmas

To: Alan Hume who wrote (24766)	7/15/1999 4:57:00 AM
From: unclewest	Read Replies (1) \| Respond to of 93625

from techbuyer....patent info 164.195.100.11 /search-bool.html&r=2&f=G&l=50&co1=OR&d=curr&s1=Rambus&s2=Rdram&OS=Rambus+OR+Rdr am&RS=Rambus+OR+Rdram CLIP: An image generation system is provided which includes a processing element array comprised of a plurality of processing elements, wherein the processing elements are interconnected such that processing elements in said processing element array communicate directly with each other. The processing elements are divided into a plurality of panels. Global bus interconnection means allow for communicating information on one panel communications bus to the other panel communication buses. Validity flags of the global bus interconnection indicate which bytes are valid on the bus. A microcode cache may also be included. AND All of the elements in FIG. 12 and described above, as well as a host or PCI interface 42 and a RAMbus ASIC Cell 45, which may be part of the video memory interface 44, may be located within a single SIMD processing array image generation system 20. The SIMD processing array image generation system 20 communicates off-chip through the host or PCI interface 42 and the RAMbus ASIC Cell 45 by connections 47 and 48. In the alternative embodiment described above, the buffers and entropy decoding 41 and the RAMbus ASIC Cell 45 are replaced by the Central Control Unit 38 and the Video Memory Interface 44. --------------------------------------------------------------------------------