SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (66138)7/19/1999 8:18:00 PM
From: Tenchusatsu  Respond to of 1578161
 
<Why is it so difficult if it's off die?>

It's not really necessary. Going from two to four megs of L2 cache is non-trivial in terms of additional cost, testing, etc., and the performance benefit might not be worth it at the current clock speeds. Perhaps a 4MB L2 cache might be worth considering once Athlon passes the GHz mark, whenever that will happen. But definitely not eight, not for an evolutionary "Mustang" architecture like Athlon.

Tenchusatsu


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News