Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: fyo who wrote (66183)	7/20/1999 1:44:00 AM
From: Tenchusatsu	Respond to of 1586667

<Yes, exactly. The latency is higher... than that of true 'full-speed' L2 cache.> Oh, OK. I get it. The difference between regular DDR SRAM and "true full-speed" CSRAM is the latency, as you said. What impact will that have on Athlon? I have no idea, but I'd imagine that there would be a noticeable performance hit because latency is more important than bandwidth. But it all depends on many things, such as the application, the L2 traffic characteristics, how many L2 transactions can be outstanding at the same time, how wide the L2 cache bus is, etc. It's obvious that performance with DDR SRAM will be somewhere between half-speed SRAM and "true full-speed" CSRAM. My guess is that it's closer to the half-speed SRAM because the latency doesn't change. Tenchusatsu