SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Steve Porter who wrote (66361)7/21/1999 5:03:00 PM
From: Elmer  Read Replies (1) | Respond to of 1576881
 
Re: "I can't share them other than what I just told you.. both are a lot faster than what we have now, but the data fits in Coppermine's combined L1/L2 cache size, so it wins. However, juding by the numbers I saw, Coppermine's L2 must be fairly low latency which may hinder a clock speed ramp of the part.. "

Have you seen any benchmarks using SSE code with Coppermine?

EP



To: Steve Porter who wrote (66361)7/21/1999 5:07:00 PM
From: Cirruslvr  Read Replies (1) | Respond to of 1576881
 
Elmer - RE: "I can't share them other than what I just told you.. both are a lot faster than what we have now, but the data fits in Coppermine's combined L1/L2 cache size, so it wins."

I know you have said you don't have a K6-III, but theoretically, wouldn't a K6-III w/full 3D Now! optimizations run close to the performance PIII w/256Kb cache and w/full SSE optimizations?


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News