Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: tejek who wrote (67032)	7/30/1999 1:58:00 PM
From: Charles R	Read Replies (1) \| Respond to of 1574270

Ted, <However Anand is saying in this article do not be surprised if there are PIII's at 650 or 700. Is that possible? > I have said on this thread before: Anand identified the L2 cache as the botleneck for ramping PIII speeds. Intel can probably do a speed grade or two above 600MHz on 0.25, but the bins are probably going to be very light. Intel will try to get customers hold on to the perception of performance leadership as long as they can. I am fully expecting Intel to go to 667MHz this year whether it is going to be 0.25u or 0.18u I am not sure. If it is 0.25 it will be symbolic and low volume, if it CuMine then it probably will be in customary Intel volumes. Unlike Anand, however, I believe the ball is AMD's court. AMD has to prove that they can ship at speed grades equal to or better than Intel - in volumes (Millions). I do not doubt AMD/Athlon's potential but I do like to see them execute and show it to the world. Once AMD delivers, the ball will be Intel's court. Chuck

To: tejek who wrote (67032)	7/30/1999 4:09:00 PM
From: fyo	Read Replies (1) \| Respond to of 1574270

ted - Re: I had thought the PIII architecture would not allow it to get up to speeds beyond 600MHz and that is why intc was coming up with coppafeel. The CuMine uses the same core architecture as the PIII (yes, the old P6 architecture). As mentioned in the other reply to your message, getting SRAM chips (L2 cache) at much >300MHz is pretty expensive still. (Clearly, 3-5ns SRAMs are not going to _overclock_ much ). The CuMine solves this problem by moving the L2 cache on-chip. It is thus only indirectly that the CuMine has an advantage compared to the PIII. Since PIII's have been overclocked to 1GHz or so using 'exotic' cooling, I would estimate that the P6 core should be able to get (at least) very close to that at .18mu (with normal cooling). --fyodor