SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (67702)8/5/1999 3:25:00 AM
From: Petz  Read Replies (1) | Respond to of 1574094
 
Paul, re:<<"do you mean exactly that same as in same op-codes, etc? Could a compiler use only the common subsets and produce code that runs on both?">>

<Yes and yes.>

Are you saying that Athlon has 128 bit registers in its 3DNow unit? If not, the code a compiler has to generate to utilize both 3D enhancements would be extremely inefficient for the Intel CPU.

Petz



To: Paul Engel who wrote (67702)8/5/1999 10:03:00 AM
From: grok  Read Replies (1) | Respond to of 1574094
 
RE: <K7Nerd - Re: "do you mean exactly that same as in same op-codes, etc? Could a compiler use only the common subsets and produce code that runs on both?" Yes and yes. Paul>

Very interesting. What do you think are the chances that compiler developers will provide an option for compiling to the common SSE/3DNow subset? Also, how did you discover this interesting fact? From a compiler developer??


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News