SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Jim Davis who wrote (67788)8/6/1999 12:32:00 AM
From: Paul Engel  Read Replies (1) | Respond to of 1576826
 
JD - Re: "Intentionally misleading again. The PLL runs at 2.5V and the core runs at 1.6V. "

Very misleading on your part.

Yours is just your interpretation of what AMD reported - and is no more valid than mine.

Paul



To: Jim Davis who wrote (67788)8/6/1999 12:32:00 AM
From: Ali Chen  Respond to of 1576826
 
Jim, < I don't think there is any chance you [PE] actually thought otherwise.> .. about K7 core Vcc.

Jim, PrEngel is a former chemist, and he knows
approximately nothing about electronics.
The ISSCC presentation was done for professionals,
and professional know that is is impossible to
run PLL in the whole K7 frequency range
with those "ridiculously" low core voltages.
Therefore AMD devoted too much time speaking
about PLL voltage and appropriate level
translations, and that is where our pal Engel
got confused. Honestly speaking, the text
of presentation could be edited for better
clarity...
- Ali