Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (69362)	8/20/1999 3:42:00 PM
From: MileHigh	Respond to of 1574122

Thanks! MH

To: Scumbria who wrote (69362)	8/20/1999 8:57:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1574122

Scumbria, regarding multi-cycle L1 caches, I have the latest Microprocessor Report in front of me (August 2, 1999). There is one table here with an exhausive list of features for the processors that will be competing in the beginning of the year 2000. One of those features is "L1 Access Time," and it lists it as 2 cycles for Coppermine, and 1 cycle for Athlon. They aren't marked as estimates, either; MDR claims these values are straight from the vendors themselves. What's up with that? Typo? Tenchusatsu