SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (70027)8/27/1999 12:23:00 AM
From: Process Boy  Read Replies (1) | Respond to of 1572362
 
dan - <300 at .18>

I get ~250 dpw with a 108 sq. mm die, and that's gross die. I'm taking the 108mm2 die size from memory as something i saw on this board.

Where did you see the 300 per wafer figure?

PB



To: Dan3 who wrote (70027)8/27/1999 1:40:00 AM
From: Elmer  Read Replies (1) | Respond to of 1572362
 
Re: "AMD has reported 160 per wafer at .25 and 300 at .18 - isn't 550 about right for .13?"

But they simply wouldn't do that. They'd use the shrunk size to add L2 or more transistors for other reasons. They would never just settle for a reduced die size because Intel wouldn't and that's where the competition is. Intel will add 256K L2 and up. If AMD doesn't follow suit they will not be competitive.

EP


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News