Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: unclewest who wrote (28012)	8/29/1999 11:03:00 AM
From: unclewest	Respond to of 93625

rambus' second christmas is not a year after camino! only 29 days after. this site seems to have access to secret intel info...isn't the internet great? unclewest ixbt-labs.com clip... The second chipset - i810e - also aims at using 133MHz processor bus, but it is intended for the most low-cost systems and hence doesn't support DR DRAM. In other words, this integrated solution is none other than an improved i810 with almost 15% higher graphics subsystem performance. This performance increase became possible mostly due to 133MHz display cache support in i810e. Here all the significant differences between i810e and i810 are over. Unfortunately, there is absolutely no hope that Intel will ever support PC133 SDRAM in its new products we are talking about. Nevertheless, on 27 September Intel will move from the dead point and pretty soon it will please us with another set of novelties. Let's wait till October. 25 October 1999 - Coppermine's Day 0.18 micron technology into life! This slogan is the best way to describe the events, which are planned for 25 October. This day will be the beginning of the mass sales of Pentium III processors made with a new technology and stuffed with a new core - Coppermine. 256KB L2 cache working at the core frequency and similar to that we have in today's Celeron promises a new performance upsurge. Besides, Intel has also optimized the work with L2 cache, which will also contribute to this performance rise.