Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jeff R who wrote (71026)	9/4/1999 3:53:00 PM
From: Tenchusatsu	Respond to of 1575119

Jeff, technical stuff following: <If you think the Pentium III is superpiplined then I guess you haven't been exposed to much CPU design.> Jeff, what's your definition of "superpipelined"? Hennessy and Patterson define superpipelining as extending the length of the pipeline in order to make each pipeline stage less complex. This allows for higher clock speeds. All P6 cores, including Celeron and Pentium III, have a 12-14 stage pipeline. The Athlon has a 10 stage pipeline. So technically, in terms of number of pipeline stages alone, the P6 is even more superpipelined than Athlon. (On the other hand, I take back what I said about P5 and K6 being superpipelined according to Hennessy and Patterson's definition above. Both only have a 5 or 6-stage pipeline.) Tenchusatsu