Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: ajbrenner who wrote (71860)	9/13/1999 8:40:00 PM
From: Cirruslvr	Respond to of 1573430

Cuontimemine and L1 cache Sharky says it will have 64K L1 cache, but the MPR thinks otherwise. JC has a link to a site which has scans of a few pages of the MPR (first time I have ever seen it). There, they make mention of cache and Cuontimemine. Here is what they mention while talking about its cache - "two 16K L1s and a 256K on-chip L2". This is on the top of the second column in "athlon2.gif". jc-news.com Sharkyextreme vs. the MPR. I'm inclined to believe the MPR. Who are you more likely to believe?

To: ajbrenner who wrote (71860)	9/13/1999 8:40:00 PM
From: steve harris	Read Replies (2) \| Respond to of 1573430

ajb, I hope people stopping by realize this is the AMD thread and not the "Paul's MAD" thread. Know what I mean? AMD has the fastest pc processor! Intel is number 2, but Intel thinks Via is a threat, so Intel at number 3 would be tough to imagine, but looking at the 820 chipset benchmarks, maybe Intel can turn it around before then. steve