Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Rob Young who wrote (88284)	9/15/1999 4:41:00 AM
From: Tenchusatsu	Respond to of 186894

Rob, <Each 21364 shows 2 banks, would that make it? In other words, can one bank be 4 Gig?> Can you show me the slides? Forgive me if you already gave me a link once. I need to see the slides for myself before I understand what they are saying. Here's how I calculate memory capacity per Alpha 21364. There can't be more than 32 "devices" on a single RDRAM channel. (A "device" is Rambus-speak for an RDRAM chip. Usually one module, or RIMM, consists of eight devices, and four modules fit onto one channel.) For 128-Mbit technology, each device is 16 MB in capacity. Therefore, each channel can't hold more than 512 MB. Multiply that by four channels per CPU, and you get 2 GB. In order to get 4 GB using 128-Mbit technology, you'll have to "branch" each RDRAM channel into two using a "memory hub." Such a hub isn't hard to implement, but it does add some latency to every memory access. Tenchusatsu