Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Process Boy who wrote (72157)	9/18/1999 2:25:00 AM
From: Petz	Read Replies (1) \| Respond to of 1572211

PB, re:<It makes sense for MOT to use the available capacity of an already built facility that uses its underperforming HiPerMOS process> Isn't it risky to run an Al-interconnect process in the same fab as Cu-interconnect? I understood that is the reason that Austin would only do Al and Dresden would start with Cu. That would imply that MOT feels the Cu process is ready for prime time. Petz

To: Process Boy who wrote (72157)	9/18/1999 3:40:00 AM
From: THE WATSONYOUTH	Read Replies (2) \| Respond to of 1572211

Re. <It makes sense for MOT to use the available capacity of an already built facility that uses its underperforming HiPerMOS process to make cell phone chips.> ugeek.com K7/PIII/G4 comparisons. "IF" these bench marks are valid, the G4 does not compare too badly at all. And Motorola claims 500MHz in .25um groundrules in a few months. Also, they claim a new pipeline / a new bus topology / and on chip L2 cache for the .18um G5 due WHEN?? Also, remember the G4 with AltiVec is only 60% the size of PIII and 46% the size of Athlon (all in .25um) at less than 10 WATTS. Any comments?? THE WATSONYOUTH