Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Charles R who wrote (72985)	9/24/1999 2:17:00 PM
From: Goutam	Respond to of 1571351

Chuck, re: <The emperical data, however, suggests that even in point-to-point configuration, moving around 64-bits of data at 200MHz is non-trivial.> I don't mean to say the implementation of 64-bits bus at 200MHz is trivial. I was merely comparing it to the complexity of RAMBUS implementation on the motherboards. Remember, that some on this thread laughed at the sight of regulators used on the Athlon cartridge. In my view, that was a great design decision taken by AMD to deal with high speed digital interface. Local power regulation close to the chips operating at very high speeds @ a high source/sink current(switching) capability, is a must and AMD recognized it very well. I think AMD used great local power distribution system to make the CPU cartridge insensitive to the expected variations in power supplies and variations from motherboard to motherboard. There is also another difference between ATHLON FSB and RAMBUS - no need for a socket(Northbridge chip.) Goutama