Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: THE WATSONYOUTH who wrote (88894)	9/24/1999 11:21:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 186894

WatsonYouth, <I hear Moto plans to repipeline the G4 design. Also add on chip L2 and higher bus speed. And of course, move to .18um groundrules. How much impact to Fmax would you expect with deeper pipelining (I think 4 stage currently for G3/G4 vs 12 stage?? for PIII)> I never heard anything about repipelining G4. I thought the G4 was just a G3 with the Velocity SIMD extensions added (a.k.a. AltiVec). Kind of like what the Pentium III was to the Pentium II. Repipelining a processor is not a trivial process by any means. If they're going to do that, they might as well just redesign the entire core. If I remember correctly, G3/G4 has five or six pipeline stages, and Pentium III (P6) has twelve. Just in case you wanted to know, AMD K6-x has five or six stages, and Athlon has ten. I don't know how much of a boost to Fmax you can expect with more pipeline stages. There are too many variables. I do know that the successor to the G4 will do multiprocessing-on-a-chip. I guess in the meantime, they'll also superpipeline the PowerPC architecture. After all, they've got silicon real estate to spare. I'll find out more in early October. I'm attending the Microprocessor Forum in San Jose. Tenchusatsu