Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Rob Young who wrote (89140)	9/29/1999 11:08:00 PM
From: Elmer	Respond to of 186894

Re: "Will we learn how many transistors?" That's easy... Try 27 million. EP

To: Rob Young who wrote (89140)	9/30/1999 1:07:00 PM
From: Tenchusatsu	Read Replies (2) \| Respond to of 186894

Rob, <So my guess is that Merced L2 does 4.2 GB/sec> Nope. Steve "Mr. Merced" Smith said in MPR 10/26/98 that the L2 cache bandwidth will be more than 10 GB/sec. <Any hope of Intel talking about Merced performance next month at MPR? Will we learn how many transistors?> I'll be there at Microprocessor Forum. It's not only next month, but also next week. I'm sure we'll know a little more about Merced by then. Maybe not performance, because it still way too early, but I'm sure we'll learn about transistor count, which I already know by the way. <Look for much higher performing Alpha 21264 workstations at .18 micron and greater than 1 GHz being plentiful in the 3-4 thousand price range.. well before Merced boxes.> I see more doom-n-gloom news reports concerning Alpha than positive. But hey, I'll find out more come next week. Tenchusatsu P.S. - By the way, "Mr. Merced" is the nickname I made up for Steve Smith. After all, "Steve Smith" is such a common name ...