SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Petz who wrote (73568)9/30/1999 9:42:00 PM
From: Elmer  Read Replies (1) | Respond to of 1573216
 
Re: "<speaking of Coppermine> That chip will also integrate the Level 2 cache, which generally brings about a 10 percent performance gain over similar chips running at the same clock speed but with off-chip cache. "

Now before Krash wets his pants and accuses me of lying, please notice this is from an article posted by a regular whom most would consider an AMD partisan (which he has every right to be). If this estimate is correct, Coppermine will outperform Athlon on many benchmarks. Petz, please stop posting this BS all over the net. Krash doesn't like hearing this so please stop.

EP



To: Petz who wrote (73568)9/30/1999 11:11:00 PM
From: Cirruslvr  Respond to of 1573216
 
Petz - RE: "There will be no more wafer starts for RDRAM until we can better understand how long it will take to resolve the Camino situation," said Avo Kanadjian, vice president for memory marketing at Samsung Semiconductor, San Jose, Calif. "Any capacity that can be freed up will be
reassigned to 128-Mbit or 256-Mbit SDRAM products. We will require some convincing before we restart any RDRAM production."

Maybe ANOTHER $100M contribution from Intel would help!


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News