Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: grok who wrote (31341)	10/1/1999 10:17:00 AM
From: Jdaasoc	Read Replies (1) \| Respond to of 93625

KZ: I am going to some idea at what rate Intel will increase bandwidth and performance in future. All specs taken from Pat Gelsinger's speech at ITC on this Monday. Subsystem _________Time to double performance Front Side Bus 18 months AGP port 12 months HDD interface 24 months Ram bandwidth 18-24 months I guess Pat left 6 month window for doubling to start LOL john

To: grok who wrote (31341)	10/1/1999 1:12:00 PM
From: Tenchusatsu	Respond to of 93625

KZNerd, <Of the 120 MU in the PC business 100% have a 64-bit processor bus. Why should dram skinny it down to 16 so that it can be expanded back to 64?> Funny you should ask that. HubLink provides an 8-bit connection between the north and south bridges of Intel's 800 series of chipsets, but PCI is 32-bit. Why should Intel skinny down HubLink traffic to 8-bit so that it can be expanded back to 32? My point is to illustrate that the width of the processor bus has no relevancy to the width of the memory channel. So what if the processor bus runs at 100 to 200 MHz over a 64-bit data path? If it ran at 800 MHz over a 16-bit data path (a great idea for P2P processor buses, BTW), would that change your mind about RDRAM? I don't think so. Tenchusatsu