Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Bill Jackson who wrote (73746)	10/2/1999 11:13:00 PM
From: Bilow	Read Replies (1) \| Respond to of 1572918

Re shield plane on top of and beneath each data trace as well as isolation leads between them. I think that you may be right, and that this is why they are talking about taking the motherboards from 4 layers to 6 layers. On the other hand, such a design change wouldn't work on the RIMM modules, which have to account for the majority of trace length. It would just be too ugly to have to slap two vias everywhere you stuck a RIMM chip, I think. The vias would add more reflections due to impedance mismatch than they would help... -- Carl