SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Charles R who wrote (73896)10/4/1999 11:18:00 PM
From: Elmer  Respond to of 1572452
 
Re: "P.S.: The comments on this thread about AMD yields are based on few highly public failures on K5 and K6 which had to do with stretching the design to meet specs that they were never designed for. Outside of processors, AMD does a lot of highly competitive low margin business - profitably. These guys know a thing or two about yields. "

That's not entirely true. The relationship between die size and yields based on defect density is not something we conjured up just to knock AMD. It is an industry standard. Larger die mean lower yield both in absolute as well as relative terms. As for AMD doing a lot of low margin business profitably, well... you're just arguing for even greater losses for their processor division to cause their huge overall losses. Keep in mind, AMD has never shown a profit for any inhouse processor design. Ever.... K5... K6... K7.... and counting....

EP



To: Charles R who wrote (73896)10/5/1999 12:46:00 AM
From: Process Boy  Read Replies (2) | Respond to of 1572452
 
Charles - <Doesn't it sound like there is a problem with these yield/bin split theories?>

I stand by what I said. Although as I said before, I can't prove it to the thread.

I still 100% believe that if Intel were playing by the same bin split vs. launch rules, the entire K7 vs. Coppermine performance argument could have been flip-flopped some tiime ago.

PB