Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (74149)	10/5/1999 11:25:00 PM
From: Cirruslvr	Read Replies (1) \| Respond to of 1572507

Elmer - RE: "Well I'm only guessing of course, but Intel will probably extend the databus to the cache to at least 128 bits, and with full speed access that's at least 4x the bandwidth, maybe more. Add to that lower latency and whatever other "enhancements" they might do and it could be significant." But will these improvements with a further optimized compiler be able improve the Cascades's peformance to be OVER 100% MORE and maybe 40% more in SPEC fp and int (respectively) over the current Xeon? That is the important question for Intel if they really want the performance lead back.