SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (74152)10/5/1999 10:46:00 PM
From: Elmer  Read Replies (2) | Respond to of 1572704
 
Re: "Did they quadruple the cache, or the cache line? Weren't they already at 32 bytes (256 bit) for the cache line? I know the Pentium and Pentium Pro were:"

I thought it meant the databus to/from the cache. 64 bit external to 256bit internal. 4x the width plus fullspeed, 2x, = 8x cache bandwidth.

EP



To: Dan3 who wrote (74152)10/6/1999 12:09:00 AM
From: Process Boy  Read Replies (1) | Respond to of 1572704
 
Dan3 - <Did they quadruple the cache, or the cache line? Weren't they already at 32 bytes (256 bit) for the cache line? I know the Pentium and Pentium Pro were:>...

Elmer said:<I thought it meant the databus to/from the cache. 64 bit external to 256bit internal. 4x the width plus fullspeed, 2x, = 8x cache bandwidth.>

Elmer is correct. Sorry for my confusing post.

PB



HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News