Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (74488)	10/7/1999 3:48:00 AM
From: Process Boy	Respond to of 1572893

Scumbria - <It is more a tribute to the backend/process technology at Intel than it is to the design team....Making it run reliably at that speed and latency is a tribute to the downstairs folks.> That's cool. So ol' Al on .18 ain't so bad after all... <Designing an L2 cache is relatively simple. Making it run reliably at that speed and latency is a tribute to the downstairs folks.> Then how come nobody saw these scores coming? I have not heard one iota of speculation, either on the thread or in the engineering press, prior to disclosure yesterday, that suggested that Coppermine would have anything more than a grafted on cache, "just like the Dixon". PB