Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (31806)	10/8/1999 9:49:00 AM
From: dmf	Respond to of 93625

Tenchusatsu: RE: Intel inner workings...Glad you don't feel the same way. Did you see your SI posting was swiped by Ace's Hardware? Your report is making the rounds. Thanks again! dmf

To: Tenchusatsu who wrote (31806)	10/8/1999 10:33:00 AM
From: Tom Warren	Read Replies (1) \| Respond to of 93625

I am surprised by the lack of discussion on this thread regarding Coppermine. The cache enhancements are spectacular and seem to me are tremendous for drdram. First, generally the jump in cache bandwidth implies a jump in memory bandwidth demand. Second the increase in line size and number of pending FSB transactions both specifically favor drdram. Third, increased use of SSE means to me that the bandwidth required of the entire memory system will increase faster then clock speed. Coppermine is the processor that should have been used to introduce Camino IMO. Appreciate your thoughts and very much appreciate your reports on MPF.