Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Tom Warren who wrote (89749)	10/8/1999 5:47:00 PM
From: Saturn V	Read Replies (1) \| Respond to of 186894

Ref-<..performance bottleneck is a L2 miss, and the L2-main memory interface. Perhaps rambus will look a little better in this light. > I agree . With SSE where the pages are prefetched, the memory bandwidth (not latency!) becomes the bottleneck. Thus the Rambus becomes a performance booster if coupled with SSE Enabled Compilers. Thus I was relieved to see Tench's slide from MPF which indicated that a SSE prefetch compiler was operational. Merced with its extensive prefetch capability will also benefit significantly from the high bandwidth of RAMBUS. The Six instruction per clock execution engine, which chew up a lot of memory bandwidth!