SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?


To: grok who wrote (31898)10/10/1999 3:17:00 AM
From: Tenchusatsu  Read Replies (3) | Respond to of 93625
 
KZNerd, regarding "muxing" data over narrow interfaces:

Did you know that Intel is already going in this direction? How would you explain HubLink, the interface between the north and south bridges of Intel's 800-series of chipsets? It's only 8 bits wide, but it runs at 266 MHz for a maximum bandwidth of 266 MB/sec. No longer is the PCI bus in between the north and south bridges; it's now hanging off the south bridge.

So if you trace traffic from PCI to memory, you'll find data first moving over a 32-bit PCI bus, then squeezed into an 8-bit HubLink port, then expanded out to the 16-bit Rambus interface, and finally expanded to 16 bytes inside the RDRAM device. Sounds insane, doesn't it?

Tenchusatsu