Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (75553)	10/14/1999 9:16:00 PM
From: Process Boy	Respond to of 1572904

Dan3 - <I have no way of knowing, but given the history of Pentium II/III's cache being the limiting factor for overclocking and AMD's terrible time ramping the K6-III with on chip cache, I guess that coppermine will be a harder to ramp than Athlon.> I suspect AMD's problem with the on die cache was defect densities, since their design rules are so aggressive, although they may have had speed issues, but I don't know. W.r.t. Coppermine, L2 is not going to be a limiter for MHz anywhere in the near or mid term. Since I don' know the specifics about AMD's problems with the K6-III, it is hard to comment, except that Coppermine is well understood and the map to progressively ramp MHz is pretty clear for a while. PB