Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Bilow who wrote (76346)	10/21/1999 10:04:00 AM
From: Ali Chen	Read Replies (1) \| Respond to of 1576825

Carl, actually there was some overstatement on my part about fall and rise times for AGP4x. ftp://download.intel.com/technology/agp/downloads/agp20.pdf p.201, second paragraph reads: "the data and strobe output buffers should be designed with excellent rise and fall delay matching (~100 ps) across all process, temperature, and voltage conditions." Sorry, weak reading comprehension, as usual :) The rise/fall times are actually specified between 200ps and 420ps (as calculated from slew rates on p.203). I heartily agree with your post siliconinvestor.com especially in part regarding inherent problems of tigers elimination:) I tend to think that at those frequencies ANY BUS-shared architecture is dead. Forever, not only this 4Q. IMHO :) It looks like AMD was smarter when moved to point2point. Regards, - Ali