Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Bill Jackson who wrote (76601)	10/23/1999 11:16:00 AM
From: Elmer	Read Replies (1) \| Respond to of 1574122

Re: "Paul, I read somewhere that by changing the aspect ratio of memory cell capacitors they have the requisite amount of capacitance but take a smaller amount of real estate. " Bill, you are describing DRAMs. On-die caches are made from SRAMs, which are made from transistors, 6 for each SRAM "cell" EP

To: Bill Jackson who wrote (76601)	10/23/1999 3:09:00 PM
From: Paul Engel	Read Replies (1) \| Respond to of 1574122

Bill - Re: ". If, in addition, the cells can be made smaller but deeper(of course I speak of the charge storage capacitor for the memory cell, that which holds the charge which is refreshed with dynamic ram, static does not have this, the strictly surface based features like lines etc are not affected." Microprocessor cache memory and registers are almost EXCLUSIVELY Static Ram cells. Charge Storage wells applies to DYNAMIC memory cells - generally NOT APPLICABLE to microprocessors. Paul