SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: FJB who wrote (76678)10/24/1999 4:14:00 PM
From: Dan3  Read Replies (2) | Respond to of 1573042
 
Re: mentions a 128MB RIMM...

The usage is usually 128MB RAM, or 128MB SDRAM, or 128MB RIMM. This doesn't indicate the number of modules being used. I've looked for confirmation of the requirement for RIMMS to be installed in pairs on this board, but haven't been able to find any documentation on the board.

Note though, that they referred to "up to 3.2GB/S bandwidth" on the board. This can only be achieved with RIMMs installed in pairs. The design of the memory controller would be more difficult if it had to support both single and paired RIMMs - wasteful for a design of this class that would always be procured with paired RIMMs for performance.

Dan



To: FJB who wrote (76678)10/24/1999 7:54:00 PM
From: Ali Chen  Read Replies (1) | Respond to of 1573042
 
<a 128MB RIMM 400MHz>
What the heck is this "400MHz RIMM"?

Is it half of "normal" 800MHz RAMBUS?

Does this mean that Intel fail to make
RAMBUS to work at promised frequencies?


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News