Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Dan3 who wrote (76741)	10/25/1999 12:31:00 AM
From: Elmer	Respond to of 1572630

Re: "Am I correct in assuming that, other than ramping to 800 or 900 MHZ, this is it for Intel until Q3 of next year?" How would I know? I'm just spreading BS and FUD. Ask Ten or PB. EP

To: Dan3 who wrote (76741)	10/25/1999 1:15:00 AM
From: Process Boy	Read Replies (2) \| Respond to of 1572630

Dan3 - <Am I correct in assuming that, other than ramping to 800 or 900 MHZ, this is it for Intel until Q3 of next year?> Go ahead and keep underestimating the raw clock scalability of Coppermine. PB

To: Dan3 who wrote (76741)	10/25/1999 1:55:00 AM
From: Tenchusatsu	Respond to of 1572630

Dan, <Am I correct in assuming that, other than ramping to 800 or 900 MHZ, this is it for Intel until Q3 of next year?> Probably. By your own words, Intel could be surpassing the 900 MHz mark in Q3 of next year. <Meanwhile Athlon has .18 AL coming this quarter, Virtual channel 133, and DDR coming for Q1. On chip cache, and copper interconnects coming by Q2.> You realize, of course, that PC133 has to ramp up first before DDR. Q1 2000 for DDR is ridiculous. As for on-chip cache, when did AMD ever announce that? I think AMD would be happy to yield enough Athlons without on-chip cache in their new Dresden fab before taking the next step. Q2 2000 for Athlon with on-chip cache is ridiculous. Tenchusatsu