Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Bilow who wrote (32857)	10/26/1999 4:52:00 AM
From: John Walliker	Read Replies (1) \| Respond to of 93625

Carl, I was wondering if you had some more thoughts about the feasibility of putting a x64 memory in a single chip. It would certainly go a long way towards satisfying the granularity requirements that RDRAM also solves so well. I am sure it could be done, but such chips would probably only be used in applications where just one was needed, as you imply. I think power consumption would be an issue with that number of signals moving at high speeds. If I were a chip maker, I would try to get an industry standard to make all my x16, x8, x4, x2, and x1 memories as the same chip (for a given speed grade). This is already done to an extent with flash eproms where some can be switched between 8-bit and 16-bit interfaces. However, I think this tends to be done where there is no standard package of the style chosen with just 8 fewer pins. Having a very wide range of numbers of bits would prevent smaller packages from being used when they otherwise might, hence negating the advantages. John