SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Saturn V who wrote (77154)10/26/1999 2:48:00 PM
From: Yousef  Read Replies (1) | Respond to of 1571216
 
Saturn V,

Re: "The shrink will reduce the capacitance of the interconnect, but
will not speed up the transistor."

This capacitance reduction will also be very minimal ... The
lateral capacitance will go up due to closer spacing while the
vertical capacitance will go down due to reduced area. These will
almost "wash out" and thus will not impact performance significantly.

Make It So,
Yousef


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News