Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (78445)	11/3/1999 2:57:00 AM
From: Gary Ng	Read Replies (1) \| Respond to of 1576908

Ten, Re: I don't think anyone knows the real answer to this debate. But I do know that "TLP vs. ILP" is the new debate that will replace the old "CISC vs. RISC" debate. From a practical point of view, won't TLP be more difficult to implement as that requires the entire 'program' to be designed with multi-thread in mind whereas in ILP, it is the compiler that will take over the toughest job ? Gary

To: Tenchusatsu who wrote (78445)	11/3/1999 4:00:00 AM
From: dumbmoney	Respond to of 1576908

Although Merced does not implement any on-chip TLP, future IA64 CPUs surely will if they want to be competitive. So "TLP vs ILP" is not very interesting. More interesting is what kind of TLP: SMT, on-chip SMP, or both. So far, we have Alpha going SMT, and AMD and IBM going SMP. An special issue with SMT for AMD is that it requires OS changes.