Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Zoran who wrote (80052)	11/17/1999 1:11:00 AM
From: Process Boy	Read Replies (1) \| Respond to of 1579738

Zoran - <My results show that major device/circuit parameter distributions are worse in the case of notched gate by 20-60% compared to classical gates. The one parameter that was heavily affected was the overlap capacitance.PB, it doesn't matter whose chip it was. The problem is independent of manufacturer. I know you are familiar with the problem and you had to sit through numerous meetings discussing this issue.> I'm going to wait for the IEDM presentation. Maybe we'll have some fodder to continue this then. Without giving credence to your manufacturability argument, I will acknowledge that if the notch dimension is not adequately controlled, Cov (Capacitance - overlay) would obviously be an issue. PB