Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Bill Jackson who wrote (80665)	11/21/1999 11:39:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1585115

Re: "Elmer, I was of the opinion that the first 64K of cache gives you about 75% of the maximum potential of cache and that going to 128-gives~85% 256K-~92% 512K--95% on typical tasks, of course some will be better and some will dump cache every instruction. If this is the case why not at least make a smaller, but full speed cache onboard? " Bill, what am I missing here? The L1 Cache is on board and is full speed. With Celeron and CuMine the L2 is on board as well and full speed. A question might be why not use all the transistors as L1 and leave the L2 off die? CuMine could have a 256K L1 on an even smaller die or 512K on a slightly larger one and still have a half speed L2, just like the Athlon or full speed like Xeon. That would require an expensive Slot card and 1 Meg or more or L2 but the performance would be utterly staggering as if it isn't already. EP