Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: tejek who wrote (81363)	11/29/1999 3:29:00 AM
From: Petz	Respond to of 1572877

ted, re: 14M Athlons from Dresden in 6 months = 120 X 5000 wafers X 4 wks X 6 mos. AMD won't start right off the bat with 5,000 wafers per week. They have the room for that (unless they sell some space to sometime), but probably not enough steppers and other equipment for that rate. If there's a problem with your process, you've wasted a lot of salaries and wafers, because you might not find out until 10 weeks later that something is wrong. I'd expect an average run-rate of 1,500-3,000 per week. Also, some of the die sizes will be larger because of on-chip L2 cache. Finally, the use of copper interconnects could lower yields -- we just don't know. PS, I just read that the die size of the 0.25 Athlon WAS 184 mm, not 16X as I had previously estimated, and it dropped to 102 on the 0.18 process, not 104 mm as I previously said. Petz