Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Goutam who wrote (81415)	11/29/1999 2:49:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1574261

Goutama, <Doesn't the AMD's weakness you pointed above makes AMD choice of off-chip cache "a smart decision" - a decision made to bolster manufacturability and MHz while being cognizant of their weaknesses, strengths, limited resources, and their competitive position?> That's like saying Intel's 600 MHz Katmai back in August was a "smart decision." As you all know, a 600 MHz Katmai was only released because Coppermine was delayed two months. Or it's like saying that pushing the P6 core further and further to compete against Athlon is a "smart decision." As you all know, Willamette is the ideal answer to Athlon, but it isn't quite here yet. It's really funny how you guys are defending AMD's "smart decision" to reduce the L2 cache multiplier. As you all know, the ideal way to deal with Coppermine is to add the on-die cache to Athlon, but AMD isn't quite there yet. Tenchusatsu